

Optical Interconnection Design Innovator

# GIGALIGHT 100G-DR1 QSFP28 Optical Transceiver P/N: GQS-SI101DR1C

# Features

- ✓ Compliant to 802.3cd
- ✓ 100GE DR1 Specification compliant
- ✓ 1 channel full-duplex transceiver modules
- ✓ Full-duplex transceiver module
- ✓ 4x25.78125Gbit/s NRZ electrical interface(CAUI-4)
- ✓ 106.25Gb/s PAM4 based on Silicon Photonics
- ✓ 4W maximum power dissipation
- ✓ Hot-pluggable QSFP28 form factor
- ✓ Maximum link length of 500m on G.652 SMF with KP-FEC
- ✓ Duplex LC receptacles
- ✓ Built-in digital diagnostic functions
- ✓ Operating case temperature range: 0 to 70°C
- ✓ Single 3.3V power supply
- ✓ RoHS compliant (lead free)

# Applications

✓ IEEE 802.3cd 100GE DR1

# Description

The Gigalight 100G DR1 500m QSFP28 optical transceiver, 100G QSFP28 DR1 (GQS-SI101DR1C) is designed for using in 100-Gigabit Ethernet links up to 500m over Single-Mode Fiber (SMF). It is compliant with the QSFP28 MSA ,802.3cu 100GBASE DR1 and CAUI-4(no FEC)<sup>1</sup>. Digital diagnostics functions are available via the I2C interface, as specified by the QSFP28 MSA. It integrates 4 data lanes in each direction with 4×25.78125Gb/s bandwidth. The electrical interface uses a 38-contact edge type connector. The optical interface uses a Duplex LC connector. This module incorporates Gigalight proven circuit and Silicon Photonics technology to provide reliable long life, high performance, and consistent service.

#### Note:

1. KR-FEC is optional, please contact us if necessary.








Figure 1. Module Block Diagram

# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Мах	Unit
Supply Voltage	V <sub>cc</sub>	-0.3	3.6	V
Input Voltage	V <sub>in</sub>	-0.3	Vcc+0.3	V
Storage Temperature	Ts	-20	85	°C
Case Operating Temperature	T <sub>c</sub>	0	70	°C
Humidity (non-condensing)	Rh	5	95	%

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	$V_{cc}$	3.13	3.3	3.47	V
Operating Case temperature	T <sub>c</sub>	0	-	70	°C
Data Rate Per Lane	fd		106.25	-	Gb/s
Humidity	Rh	5	-	85	%
Power Dissipation	Pm	-	-	4	W
Link Distance with G.652	D	-	-	500	m

# **Electrical Specifications**

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Zin	90	100	110	ohm
Differential Output Impedance	Z <sub>out</sub>	90	100	110	ohm



www.gigalight.com

Optical Interconnection Design Innovator

Differential Input Voltage Amplitude <sup>1</sup>	ΔV <sub>in</sub>	-	-	1600	mVp-p
Differential Output Voltage Amplitude <sup>2</sup>	$\Delta V_{out}$	-	-	900	mVp-p

Note:

1. Differential input voltage amplitude is measured between TxnP and TxnN.

2. Differential output voltage amplitude is measured between RxnP and RxnN.

# **Optical Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
		Transmitt	er			
Centre Wavelength	λc	1304.5	-	1317.5	nm	-
Side-mode suppression ratio	SMSR	30	-	-	dB	-
Average launch power	Pout	-2.9	-	4	dBm	-
Optical Modulation Amplitude(OMA outer)	OMA	-0.8	-	4.2	dBm	-
Transmitter and dispersion eye closure(TDEC)	TDEC	-	-	3.4	dB	
Extinction Ratio	ER	3.5	-	-	dB	-
Average launch power of OFF transmitter		-	-	-30	dB	-
		Receive	r			
Centre Wavelength	λc	1304.5	-	1317.5	nm	-
Receiver Sensitivity in OMA outer	RXsen	-	-	-3.9	dBm	1
Average receive power	Pin	-5.9	-	4	dBm	-
Receiver Reflectance		-	-	-26	dB	-
LOS Assert		-	-13	-	dBm	-
LOS De-Assert – OMA		-	-11	-	dBm	-
LOS Hysteresis		0.5	-	-	dB	-

#### Note:

1. Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC

#### **Pin Description**

Pin	Logic	Symbol	Name/Description
1		GND	Module Ground <sup>1</sup>



www.gigalight.com

Optical Interconnection Design Innovator

	w.gigalight.com		Optical Interconnection Design Innovator
2	CML-I	Tx2-	Transmitter inverted data input
3	CML-I	Tx2+	Transmitter non-inverted data input
4		GND	Module Ground <sup>1</sup>
5	CML-I	Tx4-	Transmitter inverted data input
6	CML-I	Tx4+	Transmitter non-inverted data input
7		GND	Module Ground <sup>1</sup>
8	LVTTL-I	MODSEIL	Module Select <sup>2</sup>
9	LVTTL-I	ResetL	Module Reset <sup>2</sup>
10		VCCRx	+3.3V Receiver Power Supply
11	LVCMOS-I	SCL	2-wire Serial interface clock <sup>2</sup>
12	LVCMOS-I/O	SDA	2-wire Serial interface data <sup>2</sup>
13		GND	Module Ground <sup>1</sup>
14	CML-O	RX3+	Receiver non-inverted data output
15	CML-O	RX3-	Receiver inverted data output
16		GND	Module Ground <sup>1</sup>
17	CML-O	RX1+	Receiver non-inverted data output
18	CML-O	RX1-	Receiver inverted data output
19		GND	Module Ground <sup>1</sup>
20		GND	Module Ground <sup>1</sup>
21	CML-O	RX2-	Receiver inverted data output
22	CML-O	RX2+	Receiver non-inverted data output
23		GND	Module Ground <sup>1</sup>
24	CML-O	RX4-	Receiver inverted data output
25	CML-O	RX4+	Receiver non-inverted data output
26		GND	Module Ground <sup>1</sup>
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND
28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board <sup>2</sup>
29		VCCTx	+3.3V Transmitter Power Supply
30		VCC1	+3.3V Power Supply
31	LVTTL-I	LPMode	Low Power Mode <sup>2</sup>
32		GND	Module Ground <sup>1</sup>
33	CML-I	Tx3+	Transmitter non-inverted data input
34	CML-I	Tx3-	Transmitter inverted data input
35		GND	Module Ground <sup>1</sup>

18-Aug-2022 Rev.0



www.gigalight.com

Optical Interconnection Design Innovator

	000		
36	CML-I	Tx1+	Transmitter non-inverted data input
37	CML-I	Tx1-	Transmitter inverted data input
38		GND	Module Ground <sup>1</sup>

#### Note:

1. Module circuit ground is isolated from module chassis ground within the module.

2. Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and 3.6V.




Figure	2.	Electrical	Pin-out	Details
--------	----	------------	---------	---------

# ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

#### **ResetL Pin**

Reset. LPMode\_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t\_Reset\_init) initiates a complete module reset, returning all user module settings to their 18-Aug-2022 Rev.0 5 / 12



Optical Interconnection Design Innovator

default state. Module Reset Assert Time (t\_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t\_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data\_Not\_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

# LPMode Pin

Gigalight QSFP28 modules operate in the low power mode (less than 1.5 W power consumption). This pin active high will decrease power consumption to less than 1W.

#### ModPrsL Pin

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

#### IntL Pin

IntL is an output pin. When "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

# **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering




# **DIAGNOSTIC MONITORING INTERFACE (OPTIONAL)**

Digital diagnostics monitoring function is available on all Gigalight QSFP28 transceivers. A 2-wire serial interface provides user to contact with module.

The structure of the memory is shown in Figure 4. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.



2-wire serial address, 1010000x (A0h)"





Optical Interconnection Design Innovator

Byte Address	Description	Туре
0	Identifier (1 Byte)	Read Only
1-2	Status (2 Bytes)	Read Only
3-21	Interrupt Flags (31 Bytes)	Read Only
22-33	Module Monitors (12 Bytes)	Read Only
34-81	Channel Monitors (48 Bytes)	Read Only
82-85	Reserved (4 Bytes)	Read Only
86-97	Control (12 Bytes)	Read/Write
98-99	Reserved (2 Bytes)	Read/Write
100-106	Module and Channel Masks (7 Bytes)	Read/Write
107-118	Reserved (12 Bytes)	Read/Write
119-122	Reserved (4 Bytes)	Read/Write
123-126	Reserved (4 Bytes)	Read/Write
127	Page Select Byte	Read/Write

# Figure 5. Low Memory Map

Byte Address	Description	Туре
128-175	Module Thresholds (48 Bytes)	Read Only
176-223	Reserved (48 Bytes)	Read Only
224-225	Reserved (2 Bytes)	Read Only
226-239	Reserved (14 Bytes)	Read/Write
240-241	Channel Controls (2 Bytes)	Read/Write
242-253	Reserved (12 Bytes)	Read/Write
254-255	Reserved (2 Bytes)	Read/Write

Figure 6. Page 03 Memory Map



www.gigalight.com

#### Optical Interconnection Design Innovator

Address	Name	Description
128	Identifier (1 Byte)	Identifier Type of serial transceiver
129	Ext. Identifier (1 Byte)	Extended identifier of serial transceiver
130	Connector (1 Byte)	Code for connector type
131-138	Transceiver (8 Bytes)	Code for electronic compatibility or optical compatibility
139	Encoding (1 Byte)	Code for serial encoding algorithm
140	BR, nominal (1 Byte)	Nominal bit rate, units of 100 Mbits/s
141	Extended RateSelect Compliance (1 Byte)	Tags for Extended RateSelect compliance
142	Length SMF (1 Byte)	Link length supported for SM fiber in km
143	Length E-50 µm (1 Byte)	Link length supported for EBW 50/125 $\mu m$ fiber, units of 2 m
144	Length 50 µm (1 Byte)	Link length supported for 50/125 $\mu m$ fiber, units of 1 m
145	Length 62.5 µm (1 Byte)	Link length supported for 62.5/125µm fiber, units of 1 m
146	Length copper (1 Byte)	Link length supported for copper, units of 1 m
147	Device Tech (1 Byte)	Device technology
148-163	Vendor name (16 Bytes)	QSFP vendor name (ASCII)
164	Extended Transceiver (1 Byte)	Extended Transceiver Codes for InfiniBand <sup>†</sup>
165-167	Vendor OUI (3 Bytes)	QSFP vendor IEEE vendor company ID
168-183	Vendor PN (16 Bytes)	Part number provided by QSFP vendor (ASCII)
184-185	Vendor rev (2 Bytes)	Revision level for part number provided by vendor (ASCII)
186-187	Wavelength (2 Bytes)	Nominal laser wavelength (Wavelength = value / 20 in nm)
188-189	Wavelength Tolerance (2 Bytes)	Guaranteed range of laser wavelength (+/- value) from Nominal wavelength (Wavelength Tol. = value / 200 in nm)
190	Max Case Temp (1 Byte)	Maximum Case Temperature in Degrees C
191	CC_BASE (1 Byte)	Check code for Base ID fields (addresses 128-190)
192-195	Options (4 Bytes)	Rate Select, TX Disable, TX Fault, LOS
196-211	Vendor SN (16 Bytes)	Serial number provided by vendor (ASCII)
212-219	Date code (8 Bytes)	Vendor's manufacturing date code
220	Diagnostic Monitoring Type (1 Byte)	Indicates which type of diagnostic monitoring is implemented
221	Enhanced Options (1 Byte)	Indicates which optional enhanced features are implemented
222	Reserved (1 Byte)	Reserved
223	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)
224-255	Vendor Specific (32 Bytes)	Vendor Specific EEPROM

Figure 7. Page 00 Memory Map

Page02 is User EEPROM and its format decided by user.

The detail description of low memory and Page 00. Page 03 upper memory please see SFF-8436 document.

# **Timing for Soft Control and Status Functions**

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on <sup>1</sup> , hot plug or rising edge of Reset until the module is fully functional <sup>2</sup>
Reset Init Assert Time	t_reset_init	2	μs	A Reset is generated by a low level longer than the minimum reset pulse time present on the



www.gigalight.com

Optical Interconnection Design Innovator

www.gigalignt.com				Optical Interconnection Design innovator
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on <sup>1</sup> until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on <sup>1</sup> to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional <sup>2</sup>
LPMode Assert Time	ton_LPMode	100	μs	Time from assertion of LPMode (V <sub>in</sub> : LPMode=V <sub>IH</sub> ) until module power consumption enters lower Power Level
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until $V_{out}$ : IntL= $V_{OL}$
IntL Deassert Time	toff_IntL	500	μs	Time from clear on read <sup>3</sup> operation of associated flag until $V_{out}$ : IntL= $V_{OH}$ . This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL asserted
Tx Fault Assert Time	ton_Txfault	200	ms	Time from Tx Fault state to Tx Fault bit set and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set <sup>4</sup> until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask	100	ms	Time from mask bit cleared <sup>4</sup> until associated IntIL operation resumes
ModSelL Assert Time	ton_ModSelL	100	μs	Time from assertion of ModSelL until module responds to data transmission over the 2-wire
ModSelL Deassert Time	toff_ModSelL	100	μs	Time from deassertion of ModSelL until the module does not respond to data transmission over the 2-wire serial bus
Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set <sup>4</sup> until module power consumption enters lower Power Level
Power_over-ride or Power-set Deassert Time	toff_Pdown	300	ms	Time from P_Down bit cleared <sup>4</sup> until the module is fully functional <sup>3</sup>

#### Note:

1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified

value.

2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted.

3. Measured from falling clock edge after stop bit of read transaction.

4. Measured from falling clock edge after stop bit of write transaction.

#### **Mechanical Dimensions**






Figure 8. Mechanical Specifications

# **Regulatory Compliance**

Gigalight GQS-SI101DR1C transceivers are Class 1 Laser Products. They meet the requirements of the following standards.

Feature	Standard		
Laser Safety	IEC 60825-1:2014 (3 <sup>rd</sup> Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2		
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014		
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863		
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013		
FCC	FCC Part 15, Subpart B ANSI C63.4-2014		

#### References



Optical Interconnection Design Innovator

- 1. QSFP28 MSA
- 2. SFF-8436 QSFP+
- 3. IEEE 802.3cd 100GBASE-DR

# **Ordering Information**

Part Number	Product Description	
GQS-SI101DR1C	QSFP28 DR1, 106.25Gb/s, 500m, SMF, Dual LC	

# 

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

# **Important Notice**

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: <u>sales@gigalight.com</u> Official Site: <u>www.gigalight.com</u>

# **Revision History**

Revision	Date	Description
V0	Aug-18-2022	Advance Release.