www.gigalight.com

Optical Interconnection Design Innovator

SFP+ CWDM 16G FC 40Km GCP-XX14G-04C

Features

- ✓ Hot-pluggable SFP+ form factor
- ✓ Supports 14.025Gb/s aggregate bit rate
- ✓ Transmitter: cooled CWDM EML TOSA
- ✓ Compliant to ITU-T 694.1
- √ Receiver: APD ROSA
- ✓ CDR bypass
- √ 1.8W maximum power dissipation
- ✓ Maximum link length of 40Km over SMF
- ✓ Duplex LC receptacle
- ✓ Operating case temperature range: 0° C to $+70^{\circ}$ C
- ✓ Single 3.3V power supply

Applications

✓ 16G FC

Description

This product is a 16G FC SFP+ transceiver designed for optical communication compliant with 16G FC standard. Its high performance cooled CWDM EML transmitter and high sensitivity APD receiver provide superior performance for 16G FC application up to 40km (with FEC) Links.

The product is designed with SFP+ form factor, which is the optical/electrical connection according to the SFP+ Multi-Source Agreement (MSA)






Figure 1. Module Block Diagram

The SFP+ is an Enhanced Small Form Factor Pluggable SFP+ transceiver, and can be contacted through I2C system.

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V_{cc}	-0.3	3.6	V
Input Voltage	V _{in}	-0.3	V _{cc} +0.3	V
Storage Temperature	Ts	-40	85	$^{\circ}$ C
Case Operating Temperature	T _c	0	70	$^{\circ}$ C
Humidity (non-condensing)	Rh	0	85	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	V _{cc}	3.13	3.3	3.47	V



www.gigalight.com Optical Interconnection Design Innovator					
Operating Case Temperature	T _c	0		70	$^{\circ}$
Data Rate Per Lane	fd		14.025		Gb/s
Humidity	Rh	0		85	%
Power Dissipation	P _m			1.8	W

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Z _{in}	90	100	110	ohm
Differential Output Impedance	Z _{out}	90	100	110	ohm
Differential Input Voltage Amplitude ¹	ΔV_{in}	300		1100	mVp-p
Differential Output Voltage Amplitude ²	ΔV_{out}	500		800	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER			5E-5	
Input Logic Level High	V _{IH}	2.0		V _{cc}	V
Input Logic Level Low	V _{IL}	0		0.8	V
Output Logic Level High	V _{OH}	V _{cc} -0.5		Vcc	V
Output Logic Level Low	V _{OL}	0		0.4	V

Note:

- 1. Differential input voltage amplitude is measured between TxnP and TxnN.
- 2. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit		
Transmitter							
Optical Wavelength	λc	As per ITU-T G.694.2 nm					
Center Wavelength Deviation (End of Life)	λd	±100 pm			pm		
Side-Mode Suppression Ratio	SMSR	30			dB		
Average Launch Power	P _{out}	-2 4			dBm		
Optical Modulation Amplitude	OMA	-2			dBm		
Extinction Ratio	ER	7			dB		



www.gigalight.com		Opti	cal Interconne	ction Design	Innovator
Average Launch Power of OFF Transmitter	Poff			-30	dB
Rin ₂₀ OMA				-130	dB/HZ
Optical return loss tolerance	ORL			20	dB
	Receiver				
Receiver Sensitivity in OMA ¹	RSoma			-20	dBm
Average Power at Receiver Input (each lane)	Pin	-27		-5	dBm
Receiver Reflectance	R _R			-26	dB
LOS Assert	LOS _A	-35			dBm
LOS De-Assert	LOS _D			-21	dBm
LOS Hysteresis	LOS _H	0.5			dB

Note:

1. BER Level 5×10⁻⁵

Table 1. Product ordering codes: the central wavelength is defined as per ITU-T 694.1

Support Wavelength

Wavelength(nm)
1471
1491
1511
1531
1551
1571

Pin Description

Pin	Logic	Symbol	Name/Description	
1		VeeT	Module Transmitter Ground	1
2	LVTTL-O	TX_Fault	Module Transmitter Fault	2
3	LVTTL-I	TX_Dis	Transmitter Disable; Turns off transmitter laser output	



深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

W	ww.gigalight.com		Optical Interconnection Design	Innovator
4	LVTTL-I/O	SDA	2-Wire Serial Interface Data Line	2
5	LVTTL-I	SCL	2-Wire Serial Interface Clock	2
6		MOD_ABS	Module Definition, Grounded in the module	
7	LVTTL-I	RS0	Receiver Rate Select	
8	LVTTL-O	RX_LOS	Receiver Loss of Signal Indication Active LOW	
9	LVTTL-I	RS1	Transmitter Rate Select (not used)	
10		VeeR	Module Receiver Ground	1
11		VeeR	Module Receiver Ground	1
12	CML-O	RD-	Receiver Inverted Data Output	
13	CML-O	RD+	Receiver Data Output	
14		VeeR	Module Receiver Ground	1
15		VccR	Module Receiver 3.3 V Supply	
16		VccT	Module Receiver 3.3 V Supply	
17		VeeT	Module Transmitter Ground	1
18	CML-I	TD+	Transmitter Non-Inverted Data Input	
19	CML-I	TD-	Transmitter Inverted Data Input	
20		VeeT	Module Transmitter Ground	1

Note:

- 1. Module ground pins GND are isolated from the module case.
- 2. Shall be pulled up with 4.7K-10Kohms to a voltage between 3.15V and 3.45V on the host board.

www.gigalight.com

Optical Interconnection Design Innovator




Figure 2. Electrical Pin-out Details

TX FAULT Pin

Tx_Fault is a module output that when high, indicates that the module transmitter has detected a fault condition related to laser operation or safety. The Tx_Fault output is an open drain/collector and shall be pulled up to the Vcc Host in the host with a resistor in the range $4.7 \text{ k}\Omega$ to $10 \text{ k}\Omega$.

TX DISABLE Pin

When Tx_Disable is asserted high or left open, the SFP+ module transmitter output shall be turned off unless the module is a passive cable assembly. This contact shall be pulled up to VccT with a 4.7 k Ω to 10 k Ω resistor in modules and cable assemblies.Tx Disable is a module input contact.

RS0/RS1 Pin

RS0 and RS1 are module inputs and are pulled low to VeeT with > 30 k Ω resistors in the module. RS0 optionally selects the optical receive signaling rate coverage. RS1 optionally selects the optical transmit signaling rate coverage.

Mod ABS Pin


Mod_ABS is connected to VeeT or VeeR in the SFP+ module. The host may pull this contact up to Vcc_Host with a resistor in the range 4.7 k Ω to 10 k Ω .Mod_ABS is asserted "High" when the SFP+ module is physically absent from a host slot. In the SFP MSA (INF-8074i) this contact has the same function but is called MOD_DEF0.

Rx LOS Pin

Rx_LOS when high indicates an optical signal level below that specified in the relevant standard. Rx_LOS is an open drain/collector output, but may also be used as an input by supervisory circuitry in the module. For a nominally 3.3 V Vcc_Host using a resistive pull up to Vcc_Host the resistor value shall be in the range 4.7 k Ω to 10 k Ω . For a nominally 2.5 V Vcc_Host using a resistive pull up to Vcc_Host the resistor value shall be in the range 4.7 k Ω to 7.2 k Ω .

Recommended Interface Circuit

www.gigalight.com Optical Interconnection Design Innovator






Figure 3. Recommended Interface Circuit

Memory Organization

The transceivers provide serial ID memory contents and diagnostic information about the present operating conditions by the 2-wire serial interface (SCL, SDA).

The memory map specific data field defines as following.






Figure 4. SFP+ Memory Map

Optical Interconnection Design Innovator



Timing and Electrical

Parameter	Symbol	Min.	Max.	Unit	Conditions
Tx_Disable assert time	t_off		100	μѕ	Rising edge of Tx_Disable to fall of output signal below 10% of nominal
Tx_Disable negate time	t_on		2	ms	Falling edge of Tx_Disable to rise of output signal above 90% of nominal. This only applies in normal operation, not during start up or fault recovery.
Time to initialize 2-wire interface	t_2w_start_up		300	ms	From power on or hot plug after the supply meeting <u>Table 8</u> .
Time to initialize	t_start_up		300	ms	From power supplies meeting <u>Table 8</u> or hot plug or Tx disable negated during power up, or Tx_Fault recovery, until non-cooled power level I part (or non-cooled power level II part already enabled at power level II for Tx_Fault recovery) is fully operational.
Time to initialize cooled module and time to power up a cooled module to Power Level II	t_start_up_cooled		90	5	From power supplies meeting <u>Table 8</u> or hot plug, or Tx disable negated during power up or Tx_Fault recovery, until cooled power level I part (or cooled power level II part during fault recovery) is fully operational. Also, from stop bit low-to-high SDA transition enabling Power Level II until cooled module is fully operational
Time to Power Up to Level II	t_power_level2		300	ms	From stop bit low-to-high SDA transition enabling power level II until non-cooled module is fully operational
Time to Power Down from Level II	t_power_down		300	ms	From stop bit low-to-high SDA transition dis- abling power level II until module is within power level I requirements
Tx_Fault assert	Tx_Fault_on		1	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault assert for cooled module	Tx_Fault_on_cooled		50	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault Reset	t_reset	10		μs	Time Tx_Disable must be held high to reset Tx_Fault
RS0, RS1 rate select timing for FC	t_RS0_FC, t_RS1_FC		500	μs	From assertion till stable output
RS0, RS1 rate select timing non FC	t_RS0, t_RS1		24	ms	From assertion till stable output
Rx_LOS assert delay	t_los_on		100	μs	From occurrence of loss of signal to assertion of Rx_LOS
Rx_LOS negate delay	t_los_off		100	μѕ	From occurrence of presence of signal to negation of Rx_LOS

Mechanical Dimensions




Figure 5. Mechanical Specifications

Regulatory Compliance

Gigalight GCP-XX14G-04C transceivers are Class 1 Laser Products. They are certified per the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (Third Edition) EN 60825-2: 2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1: 2014 UL 62368-1: 2014
Environmental protection	2011/65/EU 2015/863/EU
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2: 2014 EN61000-3-3: 2013
FCC	FCC Part 15, Subpart B; ANSI C63.4-2014

Optical Interconnection Design Innovator

References

2. Fibre Channel - Physical Interfaces -5, INCITS 479-2011



Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering Information

Part Number	Product Description
GCP-XX14G-04C	16G FC, SFP+ CWDM, 40km, 0°C to +70°C

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: sales@gigalight.com
Official Site: www.gigalight.com

Revision History

Revision	Date	Description
V0	Mar-08-2021	Advance Release.