

Optical Interconnection Design Innovator

200Gb/s QSFP DD PSM8 2km Optical Transceiver GDM-SPO201-FR8C

Features

- √ 8 channels full-duplex transceiver modules
- ✓ Supports 8×25Gb/s aggregate bit rates
- ✓ Supports 8×10Gb/s aggregate bit rates if required
- √ 8 channels 1310nm DFB
- √ 8 channels PIN photo detector array
- ✓ Internal CDR circuits on both receiver and transmitter channels
- ✓ Support CDR bypass
- ✓ Low power consumption <6W
 </p>
- ✓ Hot Pluggable QSFP DD form factor
- ✓ Up to 2km reach for G.652 SMF
- ✓ Single male MPO(APC 8-degree) connector receptacle
- ✓ Operating case temperature 0°C to +70°C
- √ 3.3V power supply voltage
- ✓ RoHS 2.0 compliant (lead free)

Applications

- √ 2×100G Ethernet links
- ✓ Infiniband DDR/EDR
- ✓ Datacenter and Enterprise networking

Description

The Gigalight Technologies GDM-SPO201-FR8C is a Eight-Channel, Pluggable, Parallel, Fiber-Optic QSFP DD PSM8 for 2×100 Gigabit Ethernet, Infiniband DDR/EDR Applications. This transceiver is a high performance module for data communication and interconnect applications. It integrates eight data lanes in each direction with 208 Gbps bandwidth. Each lane can operate at 26Gbps up to 2km over G.652 SMF. These modules are designed to operate over singlemode fiber systems using a nominal wavelength of 1310nm. The electrical interface uses a 76 contact edge type connector. The optical interface uses an 24 fiber MTP (MPO) connector. This module incorporates Gigalight Technologies proven circuit and Optical technology to provide reliable long life, high performance, and consistent service.



17-Apr-21- Rev. V1

1

200G QSFP DD PSM8




Figure 1. Module Block Diagram

The 200Gb/s QSFP DD PSM8 is one kind of parallel transceiver. DFB and PIN array package is key technique, through I²C system can contact with module.

Absolute Maximum Ratings

The second of th									
Parameter	Symbol	Min	Max	Unit					
Supply Voltage	V _{cc}	-0.3	3.6	V					
Input Voltage	V _{in}	-0.3	V _{cc} +0.3	V					
Storage Temperature	Ts	-20	85	${\mathbb C}$					
Case Operating Temperature	Тс	0	70	$^{\circ}\! \mathbb{C}$					
Humidity (non-condensing)	Rh	5	95	%					

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	V _{cc}	3.13	3.3	3.47	V
Operating Case Temperature	Tc	0		70	$^{\circ}$ C
Data Rate Per Lane	fd	10.3125	25.78125		Gbps



Optical Interconnection Design Innovator

Parameter	Symbol	Min	Typical	Max	Unit
Humidity	Rh	5		85	%
Power Dissipation	P _m		5.28	6	W
Fiber Bend Radius	R₀	0.002		2	km

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Z _{in}	90	100	110	ohm
Differential Output Impedance	Z _{out}	90	100	110	ohm
Differential Input Voltage Amplitude ¹	ΔV _{in}	190		700	mVp-p
Differential Output Voltage Amplitude ²	ΔV_{out}	300		850	mVp-p
Input Logic Level High	V _{IH}	2.0		V _{cc}	V
Input Logic Level Low	V _{IL}	0		0.8	V
Output Logic Level High	V _{OH}	V _{cc} -0.5		V _{cc}	V
Output Logic Level Low	V _{OL}	0		0.4	V

Note:

- 1. Differential input voltage amplitude is measured between TxnP and TxnN.
- 2. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit			
Transmitter								
Center Wavelength	λς	1295	1310	1325	nm			
Side Mode Suppression Ratio	SMSR	30	-		dB			
Average Launch Power (each lane)	PAVG	-6	-	2	dBm			



Optical Interconnection Design Innovator

Parameter	Symbol	Min	Typical	Max	Unit
Optical Modulation Amplitude (each lane)	POMA	-5.0		2.2	dBm
TDP,each lane	TDP			2.9	dB
Extinction Ratio	ER	3.5			dB
Relative Intensity Noise	RIN			-128	dB/Hz
Optical Return Loss Tolerance	TOL			20	dB
Transmitter Reflectance	RT			-12	dB
Average Launch Power of OFF Transmitter (each lane)	POFF			-30	dB
Eye Mask Coordinates1: X1, X2, X3, Y1, Y2, Y3	{0.31,0.	4,0.45,0.34,	0.38.0.4}	Hit Ratio =	= 5x10-5
F	Receiver				
Center Wavelength	λс	1295	1310	1325	nm
Damage Threshold,each lane	THd	3.0			dBm
Average Receive Power, each lane		-12.66		2.0	dBm
Receive power, each lane (OMA) (max)				2.2	dBm
Receiver Reflectance	RR			-26	dBm
Receiver Sensitivity (OMA), each lane	SEN			-11.35	dBm
LOS Assert	LOSA		-18		dBm
LOS De-Assert – OMA	LOSD		-15		dBm
LOS Hysteresis	LOSH	0.5		3	dB

Note:

- 1. Even if the TDP<1dB,the OMA min must exceed the minimum value specified here.
- 2. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
- 3. Sensitivity is specified at 5x10^-5 BER at 25.78125Gb/s.

Optical Interconnection Design Innovator



Pin Description

Table 1- Pad Function Definition

Tx4n	Pad	Logic	Symbol	Description	Plug	Notes
CML-I					Sequence4	
CML-I TX2p	1		GND	Ground	1B	1
GND	2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
Tx4n	3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
GND	4		GND	Ground	1B	1
Temperature	5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	C.
S	6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
Second S	7		GND	Ground	1B	1
10	8	LVTTL-I	ModSelL	Module Select	3B	:
11	9	LVTTL-I	ResetL	Module Reset	3B	
11	10		VccRx	+3.3V Power Supply Receiver	2B	2
I/O	11	SANGE STORY	SCL		3B	
CML-0	12	970(100) (F) (F) (F) (F) (F)	SDA	2-wire serial interface data	3B	
15	13		GND	Ground	1B	1
SND	14	CML-O	Rж3р	Receiver Non-Inverted Data Output	3B	
17	15	CML-O	Rx3n	Receiver Inverted Data Output	3B	G G
18	16		GND	Ground	1B	1
19	17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
SND	18	CML-O	Rx1n	Receiver Inverted Data Output	3B	:
21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 1 28 LVTTL-O IntL Interrupt 3B 2 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE 3B 32 GND Ground 1B 1 33 CML-I Tx3n Transmitter Non-Inverted Data Input 3B	19		GND	Ground	1B	1
22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 3B 28 LVTTL-O IntL Interrupt 3B 2 29 VccTx +3.3V Power supply transmitter 2B 2 30 VccT +3.3V Power supply 2B 2 31 LVTTL-I InitMode Initialization mode; In legacy QSFP 3B 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx1p Transmitter Non-Inverted Data Input 3B </td <td>20</td> <td></td> <td>GND</td> <td>Ground</td> <td>1B</td> <td>1</td>	20		GND	Ground	1B	1
GND	21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
GND	22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	:
25	23		GND		1B	1
25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL Interrupt 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I InitMode Initialization mode; In legacy QSFP 3B 3B 31 LVTTL-I InitMode Initialization mode; In legacy QSFP 3B 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	24	CML-O	Rx4n	Receiver Inverted Data Output	3B	100000
26	25	CML-O	Rx4p	AND CONTROL OF THE PROPERTY OF	3B	
28 LVTTL-O IntL Interrupt 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I InitMode Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE 3B 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	26		-		1B	1
VcTx	27	LVTTL-O	ModPrsL	Module Present	3B	
29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I InitMode Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE 3B 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	28	LVTTL-0	IntL	Interrupt	3B	
Vcc1 +3.3V Power supply 2B 2 InitMode Initialization mode; In legacy QSFP 3B applications, the InitMode pad is called LPMODE GND Ground 1B 1 Tx3p Transmitter Non-Inverted Data Input 3B 3B 2B 3B	29	1	VccTx	V + O 10 22 (0.01 1 2 2 € 0.01 - 0.01	2B	2
InitMode Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE Ground 1B 1 Tx3p Transmitter Non-Inverted Data Input 3B CML-I Tx3n Transmitter Inverted Data Input 3B GND Ground 1B 1 Tx1p Transmitter Inverted Data Input 3B CML-I Tx1p Transmitter Non-Inverted Data Input 3B CML-I Tx1p Transmitter Non-Inverted Data Input 3B CML-I Tx1p Transmitter Non-Inverted Data Input 3B	30		Vcc1		2B	2
33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called	3в	
33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	32		GND	Ground	1B	1
34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	33	CML-I	ТхЗр	Transmitter Non-Inverted Data Input	3B	
35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	34	Restauration of the second			3B	
36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B	35	Constitution of the Consti			1B	1
37 CML-I Tx1n Transmitter Inverted Data Input 3B	36	CML-I			31303 gro	
	37		-	S		
	7.11				15/15/25/2	1

Optical Interconnection Design Innovator

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3A	1
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	j)
45	->->->	GND	Ground	1A	1
46		Reserved	For future use	3A	3
47	is .	VS1	Module Vendor Specific 1	3A	3
48		VccRxl	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50	į.	VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	100
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54	:	GND	Ground	1A	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-0	Rx6n	Receiver Inverted Data Output	3A	1000
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	V
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67	is .	VccTx1	3.3V Power Supply	2A	2
68	:	Vcc2	3.3V Power Supply	2A	2
69		Reserved	For Future Use	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	3
76		GND	Ground	1A	1

Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: VccRx, VccRx1, Vccl, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 4. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.

Note 3: All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A, 3B.




Figure 2. Electrical Pin-out Details

ModSelL Pin

The ModSelL is an input signal that must be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL



Optical Interconnection Design Innovator

de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) (See Table 13) initiates a complete module reset, returning all user module settings to their default state.

InitMode Pin

InitMode is an input signal. The InitMode signal must be pulled up to Vcc in the QSFP-DD module. The InitMode signal allows the host to define whether the QSFP-DD module will initialize under host software control (InitMode asserted High) or module hardware control (InitMode deasserted Low). Under host software control, the module shall remain in Low Power Mode until software enables the transition to High Power Mode, as defined in Section 7.5. Under hardware control (InitMode de-asserted Low), the module may immediately transition to High Power Mode after the management interface is initialized. The host shall not change the state of this signal while the module is present. In legacy QSFP applications, this signal is named LPMode. See SFF-8679 for signal description.

ModPrsL Pin

ModPrsL must be pulled up to Vcc Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and must be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.



Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

Optical Interface Lanes and Assignment

The optical interface port is a male MPO24 connector.




Figure 4. Optical Receptacle and Channel Orientation

DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all Gigalight QSFP DD products. A 2-wire serial interfaceprovides user to contact with module.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, e.g. Interrupt Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function. The structure also provides address expansion by adding additional upper pages as needed.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.




Figure 5. QSFP28 Memory Map


255


Read/Write

Table 16- Lower Page Overview (Lower Page)

Address	Description	Туре
0 - 2	Id and Status (3 bytes)	Read-only
3 - 17	Interrupt Flags (15 bytes)	Read-only
18 - 25	State Indicators (8 bytes)	Read-only
26 - 31	Module card Monitors (6 bytes)	Read-only
32 - 79	Channel Monitors (48 bytes)	Read-only
80 - 101	Control Fields (22 bytes)	Read/Write
102 - 116	Interrupt Flag Masks (15 bytes)	Read/Write
117 - 118	Reserved	Read/Write
119 - 122	Password Change Area (4 bytes)	Write-Only
123 - 126	Password Entry Area (4 bytes)	Write-Only
127	Page Select Byte	Read/Write

Figure 6. Low Memory Map






Gigalight

Table	20	Unner	Dage	^	Overview	/Daga	OOL
rable	20-	ubber	rade	u	Overview	rade	uuni

Address	Size	Name	Description
Address	(bytes)	Name	Description
Base ID E		Lo.	le .
128	1	Identifier	Identifier Type of module
129	1	Ext. Identifier	Extended Identifier
130	1	Connector Type	Code for media connector type
131-138	8	Specification	Code for electronic compatibility or optical
		compliance	compatibility
139	1	Encoding	Code for serial encoding algorithm
140	1	BR, nominal	Nominal bit rate, units of 100 MBits/s
141	1	Extended rate select compliance	Tags for extended rate select compliance
142-146	5	Link length	Link length / transmission media
147	1	Device technology	Device technology
148-163	16	Vendor name	Vendor name (ASCII)
164	1	Extended Module	Extended Module codes for InfiniBand
165-167	3	Vendor OUI	Vendor IEEE company ID
168-183	16	Vendor PN	Part number provided by vendor (ASCII)
184-185	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
186-187	2	Wavelength or Copper	Nominal laser wavelength
~~		(c) (c)	10
		cable Attenuation	(wavelength=value/20 in nm) or copper cable attenuation in dB at 2.5GHz (Adrs 186) and 5.0GHz (Adrs 187)
188-189	2	Wavelength tolerance	Guaranteed range of laser wavelength(+/- value) from nominal wavelength.(wavelength Tolerance=value/200 in nm)
190	1	Max case temp.	Maximum case temperature in degrees C
191	1	CC BASE	Check code for base ID fields (addresses
		7-2	128-190 inclusive)
Evtandad	ID Field:		120 130 1110140110)
192-195	4	Options	Indicates which optional capabilities are
			implemented in the module
196-211	16	Vendor S/N	Vendor product serial number
212-219	8	Date Code	Vendor's manufacturing date code
220	1	Diagnostic	Indicates which types of diagnostic
	200	Monitoring Type	monitoring are implemented in the module
221-222	2	Enhanced Options	Indicates which optional enhanced features
		Zilianou opozono	are implemented in the module.
222	1	CC EVE	Check code for the Extended ID Fields
223	1	CC_EXT	
	(c)	312-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	(addresses 192-222 inclusive)
224-238	15	Device Properties	Provides detailed information about the device
239	1	CC-PROP	Check code for the Device Properties Fields (addresses 224-2382 inclusive)
Vendor Sr	pecific II	D Fields:	C. The series and Architecture. As the only in a companion content of the content
240-255	16	Vendor-Specific	Vendor-specific ID information
240 233	10	ACHOOL PROCEED	vender spectric in intoinactor

Figure 7. Page 00 Memory Map

Gigalight



Timing for Soft Control and Status Functions

Table 13- Timing for QSFP-DD soft control and status functions

	and to thinking it				or arra otatao rarrotrorro	
Parameter	Symbol	Min	Max	Unit	Conditions	
	Max MgmtInit		2000	ms	Time from power on2, hot plug or	
MgmtInitDuration	Duration				rising edge of reset until completion	
33843	is a second of the second of t	- 8	85		of the MgmtInit State	
ResetL Assert Time	t reset init	2		μs	Minimum pulse time on the ResetL	
	10.00		100	10.5	signal to initiate a module reset.	
IntL Assert Time	ton_IntL		200	ms	Time from occurrence of condition	
597		12.	55		triggering IntL until Vout:IntL=Vol	
IntL Deassert Time	toff_IntL		500	μs	Time from clear on read operation of	
					associated flag until Vout:IntL=Voh.	
					This includes deassert times for Rx	
					LOS, Tx Fault and other flag bits.	
Rx LOS Assert Time	ton_los		100	ms	Time from Rx LOS state to Rx LOS bit	
	-1-20 EX		3		set (value = 1b) and IntL asserted.	
Rx LOS Assert Time	ton_losf		1	ms	Time from Rx LOS state to Rx LOS bit	
(optional fast mode)	- 2 - VVI		26		set (value = 1b) and IntL asserted.	
Rx LOS Deassert Time	toff_losf		3	ms	Time from signal present to negation	
(optional fast mode)	100 E	12.5	60		of Rx LOS status bit.	
Tx Fault Assert Time	ton_Txfault		200	ms	Time from Tx Fault state to Tx Fault	
					bit set (value=1b) and IntL asserted.	
Flag Assert Time	ton_flag	Ì	200	ms	Time from occurrence of condition	
					triggering flag to associated flag	
50			S.		bit set (value=1b) and IntL asserted.	
Mask Assert Time	ton_mask		100	ms	Time from mask bit set (value=1b)1	
					until associated IntL assertion is	
			60		inhibited	
Mask Deassert Time	toff_mask		100	ms	Time from mask bit cleared	
	2503				(value=0b)1 until associated IntL	
	ts.		3		operation resumes	
Application or Rate	t_ratesel		100	ms	Time from change of state of	
Select Change Time	000170				Application or Rate Select bit until	
					transmitter or receiver bandwidth is	
					in conformance with appropriate	
specification						
					ne stop bit of the write transaction	
Note 2. Power on is defined as the instant when supply voltages reach and remain at or						
above the minimum lev				27		
Note 3. Measured from the rising edge of SDA in the stop bit of the read transaction						
	5) 5)					

Figure8. Timing Specifications

Optical Interconnection Design Innovator

Mechanical Dimensions




Figure 10. Mechanical Specifications

Regulatory Compliance

Gigaligth GDM-SPO201-FR8C transceiver are Class 1 Laser Products. They are compliant with the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3 rd Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B ANSI C63.4-2014

Optical Interconnection Design Innovator

Shenzhen Gigalight Technology Co

References

- 1. QSFP DD MAS Rev4.0
- 2. Ethernet 100GBASE-PSM4 IEEE802.3bm

ACAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering Information

Part Number	Product Description
GDM-SPO201-FR8C	QSFP DD, 2x100GBASE-PSM4, MPO Connector, reach 2km on G.652

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: sales@gigalight.com
Official Site: www.gigalight.com

Revision History

Revision	Date	Description
V0	Dec-14- 2018	Advance Release.
V1	Apr-17-2021	Modify Regulatory Compliance.