Optical Interconnection Design Innovator

# GIGALIGHT 40GBASE QSFP Parallel Single Mode (PSM) LR4 10Km Module GQM-SPO400-LR4CD

#### **Features**

- ✓ Full duplex 4 channel 1310nm parallel module
- ✓ SFF-8436 QSFP+ compliant
- ✓ Hot pluggable electrical interface
- ✓ Differential AC-coupled high speed data interface
- √ 4 channels 1310nm DFB laser
- √ 4 channels PIN photo detector array
- ✓ Maximum link length of 10km on G652
- ✓ Single male MPO(APC 8-degree) connector receptacle
- ✓ Maximum power consumption 2.5W
- ✓ Housing isolated from connector ground
- ✓ Operating case temperature 0°C to +70°C
- √ 3.3V power supply voltage
- ✓ RoHS compliant

## **Applications**

- ✓ Infiniband Connectivity SDR/DDR/QDR
- √ 10GBASE-LR/W 10G Ethernet
- √ 2/4/8 Gbps Fiber Channel
- ✓ Data Centers and Storage Arrays

## **Description**

The GQM-SPO400-LR4CD is a high performance, low power consumption, long reach interconnect solution supporting 40G Ethernet, fiber channel and PCIe. It is compliant with the QSFP MSA and IEEE 802.3ae 10GBASE-LR/LW3. QSFP PSM LR4 is an assembly of 4 full-duplex lanes, where each lane is capable of transmitting data at rates up to 10.3125Gb/s, providing an aggregated rate of 40Gb/s.

13-Aug-19 Rev.01 1 / 11




Figure 1. Module Block Diagram

# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>cc</sub>	-0.3	3.6	V
Input Voltage	$V_{in}$	-0.3	V <sub>cc</sub> +0.3	V
Storage Temperature	$T_s$	-20	85	°C
Case Operating Temperature	T <sub>c</sub>	0	70	°C
Humidity (non-condensing)	Rh	5	95	%

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	V <sub>cc</sub>	3.13	3.3	3.47	V
Operating Case Temperature	T <sub>c</sub>	0		70	°C
Data Rate Per Lane	fd		10.3125		Gb/s
Humidity	Rh	5		85	%
Power Dissipation	P <sub>m</sub>			2.5	W
Fiber Bend Radius	R₀	3			cm

13-Aug-19 Rev.01 2 / 11

Optical Interconnection Design Innovator

www.gigalight.com

# **Electrical Specifications**

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Z <sub>in</sub>	90	100	110	ohm
Differential Output Impedance	Z <sub>out</sub>	90	100	110	ohm
Differential Input Voltage Amplitude <sup>1</sup>	ΔV <sub>in</sub>	120		1200	mVp-p
Differential Output Voltage Amplitude <sup>2</sup>	$\Delta V_{out}$	300		850	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER		1×10-12		
Input Logic Level High	V <sub>IH</sub>	2.0		Vcc	V
Input Logic Level Low	V <sub>IL</sub>	0		0.8	V
Output Logic Level High	V <sub>OH</sub>	V <sub>cc</sub> -0.5		Vcc	V
Output Logic Level Low	V <sub>OL</sub>	0		0.4	V

## Note:

- 1. Differential input voltage amplitude is measured between TxnP and TxnN.
- 2. Differential output voltage amplitude is measured between RxnP and RxnN.

# **Optical Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit			
Transmitter								
Lane Wavelength Range	λ <sub>c</sub>	1290	1310	1330	nm			
SMSR	σ	30			dB			
Average Launch Power (each lane)	$P_{out}$	-8.2		0.5	dBm			
Optical Modulation Amplitude (each lane)	OMA	-5.2		3.0	dBm			
Transmitter and dispersion penalty (TDP), each lane	TDP			2.6	dB			
Extinction Ratio	ER	3.5			dB			
Average Launch Power of OFF Transmitter (each lane)	$P_{off}$			-30	dB			
Eye Mask Coordinates <sup>1</sup> :X1, X2, X3, Y1, Y2, Y3	{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}							
R	eceiver							
Lane Wavelength Range	λ <sub>c</sub>	1260	1310	1355	nm			
Receiver sensitivity in OMA, each lane				-12.6	dBm			
Stressed Receiver Sensitivity in OMA				-10.3	dBm			
Average Power at Receiver		-13.7		2.3	dBm			
Receiver Reflectance	$R_R$			-26	dB			
LOS Assert	LOSA	-30			dBm			
LOS De-Assert	LOS <sub>D</sub>			-14	dBm			
LOS Hysteresis	LOS <sub>H</sub>	0.5			dB			

## Note:

1. Hit Ratio =  $1 \times 10^{-12}$ 

13-Aug-19 Rev.01 3 / 11



## 2. Measured with conformance test signal at TP3 for BER=10<sup>-12</sup>

## **Pin Description**

	scription	Ol	Name (December)
Pin	Logic	Symbol	Name/Description
1		GND	Module Ground <sup>1</sup>
2	CML-I	Tx2-	Transmitter inverted data input
3	CML-I	Tx2+	Transmitter non-inverted data input
4		GND	Module Ground <sup>1</sup>
5	CML-I	Tx4-	Transmitter inverted data input
6	CML-I	Tx4+	Transmitter non-inverted data input
7		GND	Module Ground <sup>1</sup>
8	LVTTL-I	MODSEIL	Module Select <sup>2</sup>
9	LVTTL-I	ResetL	Module Reset <sup>2</sup>
10		VCCRx	+3.3V Receiver Power Supply
11	LVCMOS-I	SCL	2-wire Serial interface clock <sup>2</sup>
12	LVCMOS-I/O	SDA	2-wire Serial interface data <sup>2</sup>
13		GND	Module Ground <sup>1</sup>
14	CML-O	RX3+	Receiver non-inverted data output
15	CML-O	RX3-	Receiver inverted data output
16		GND	Module Ground <sup>1</sup>
17	CML-O	RX1+	Receiver non-inverted data output
18	CML-O	RX1-	Receiver inverted data output
19		GND	Module Ground <sup>1</sup>
20		GND	Module Ground <sup>1</sup>
21	CML-O	RX2-	Receiver inverted data output
22	CML-O	RX2+	Receiver non-inverted data output
23		GND	Module Ground <sup>1</sup>
24	CML-O	RX4-	Receiver inverted data output
25	CML-O	RX4+	Receiver non-inverted data output
26		GND	Module Ground <sup>1</sup>
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND
28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board <sup>2</sup>
29		VCCTx	+3.3V Transmitter Power Supply
30		VCC1	+3.3V Power Supply
31	LVTTL-I	LPMode	Low Power Mode <sup>2</sup>
32		GND	Module Ground <sup>1</sup>
33	CML-I	Tx3+	Transmitter non-inverted data input
34	CML-I	Tx3-	Transmitter inverted data input
35		GND	Module Ground <sup>1</sup>
36	CML-I	Tx1+	Transmitter non-inverted data input
37	CML-I	Tx1-	Transmitter inverted data input
38		GND	Module Ground <sup>1</sup>

## Note:

- Module circuit ground is isolated from module chassis ground within the module.
   Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and 3.6V.

13-Aug-19 Rev.01 4/11

Optical Interconnection Design Innovator




Figure 2. Electrical Pin-out Details

#### ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

#### ResetL Pin

Reset. LPMode\_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t\_Reset\_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t\_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t\_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data\_Not\_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

#### LPMode Pin

Gigalight QSFP28 modules operate in the low power mode (less than 1.5 W power consumption). This pin active high will decrease power consumption to less than 1W.

#### ModPrsL Pin

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

#### IntL Pin

IntL is an output pin. When asserted "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

13-Aug-19 Rev.01 5 / 11

## **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

## **DIAGNOSTIC MONITORING INTERFACE (OPTIONAL)**

Digital diagnostics monitoring function is available on all Gigalight QSFP28 transceivers. A 2-wire serial interface provides user to contact with module.

The structure of the memory is shown in Figure 4. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.

13-Aug-19 Rev.01 6 / 11






Figure 4. QSFP28 Memory Map

Byte Address	Description	Туре	
0	Identifier (1 Byte)	Read Only	
1-2	Status (2 Bytes)	Read Only	
3-21	Interrupt Flags (31 Bytes)	Read Only	
22-33	Module Monitors (12 Bytes)	Read Only	
34-81	Channel Monitors (48 Bytes)	Read Only	
82-85	Reserved (4 Bytes)	Read Only	
86-97	Control (12 Bytes)	Read/Write	
98-99	Reserved (2 Bytes)	Read/Write	
100-106	Module and Channel Masks (7 Bytes)	Read/Write	
107-118	Reserved (12 Bytes)	Read/Write	
119-122	Reserved (4 Bytes)	Read/Write	
123-126	Reserved (4 Bytes)	Read/Write	
127	Page Select Byte	Read/Write	

Figure 5. Low Memory Map

13-Aug-19 Rev.01 7 / 11

Optical Interconnection Design Innovator

Byte Address	Description	Туре	
128-175 Module Thresholds (48 Bytes)		Read Only	
176-223 Reserved (48 Bytes)		Read Only	
224-225	Reserved (2 Bytes)	Read Only	
226-239	Reserved (14 Bytes)	Read/Write	
240-241 Channel Controls (2 Bytes)		Read/Write	
242-253	Reserved (12 Bytes)	Read/Write	
254-255	Reserved (2 Bytes)	Read/Write	

Figure 6. Page 03 Memory Map

Address	Name	Description
128	Identifier (1 Byte)	Identifier Type of serial transceiver
129	Ext. Identifier (1 Byte)	Extended identifier of serial transceiver
130	Connector (1 Byte)	Code for connector type
131-138	Transceiver (8 Bytes)	Code for electronic compatibility or optical compatibility
139	Encoding (1 Byte)	Code for serial encoding algorithm
140	BR, nominal (1 Byte)	Nominal bit rate, units of 100 Mbits/s
141	Extended RateSelect Compliance (1 Byte)	Tags for Extended RateSelect compliance
142	Length SMF (1 Byte)	Link length supported for SM fiber in km
143	Length E-50 μm (1 Byte)	Link length supported for EBW 50/125 µm fiber, units of 2 m
144	Length 50 μm (1 Byte)	Link length supported for 50/125 µm fiber, units of 1 m
145	Length 62.5 μm (1 Byte)	Link length supported for 62.5/125µm fiber, units of 1 m
146	Length copper (1 Byte)	Link length supported for copper, units of 1 m
147	Device Tech (1 Byte)	Device technology
148-163	Vendor name (16 Bytes)	QSFP vendor name (ASCII)
164	Extended Transceiver (1 Byte)	Extended Transceiver Codes for InfiniBand <sup>†</sup>
165-167	Vendor OUI (3 Bytes)	QSFP vendor IEEE vendor company ID
168-183	Vendor PN (16 Bytes)	Part number provided by QSFP vendor (ASCII)
184-185	Vendor rev (2 Bytes)	Revision level for part number provided by vendor (ASCII)
186-187	Wavelength (2 Bytes)	Nominal laser wavelength (Wavelength = value / 20 in nm)
188-189	Wavelength Tolerance (2 Bytes)	Guaranteed range of laser wavelength (+/- value) from Nominal wavelength (Wavelength Tol. = value / 200 in nm)
190	Max Case Temp (1 Byte)	Maximum Case Temperature in Degrees C
191	CC_BASE (1 Byte)	Check code for Base ID fields (addresses 128-190)
192-195	Options (4 Bytes)	Rate Select, TX Disable, TX Fault, LOS
196-211	Vendor SN (16 Bytes)	Serial number provided by vendor (ASCII)
212-219	Date code (8 Bytes)	Vendor's manufacturing date code
220	Diagnostic Monitoring Type (1 Byte)	Indicates which type of diagnostic monitoring is implemented
221	Enhanced Options (1 Byte)	Indicates which optional enhanced features are implemented
222	Reserved (1 Byte)	Reserved
223	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)
224-255	Vendor Specific (32 Bytes)	Vendor Specific EEPROM

Figure 7. Page 00 Memory Map

13-Aug-19 Rev.01 8 / 11



Page02 is User EEPROM and its format decided by user.

The detail description of low memory and Page 00, Page 03 upper memory please see SFF-8436 document.

# **Timing for Soft Control and Status Functions**

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on <sup>1</sup> , hot plug or rising edge of Reset until the module is fully functional <sup>2</sup>
Reset Init Assert Time	t_reset_init	2	μs	A Reset is generated by a low level longer than the minimum reset pulse time present on the
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on <sup>1</sup> until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on <sup>1</sup> to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional <sup>2</sup>
LPMode Assert Time	ton_LPMode	100	μs	Time from assertion of LPMode (V <sub>in</sub> : LPMode=V <sub>IH</sub> ) until module power consumption enters lower Power Level
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until V <sub>out</sub> : IntL=V <sub>OL</sub>
IntL Deassert Time	toff_IntL	500	μs	Time from clear on read <sup>3</sup> operation of associated flag until V <sub>out</sub> : IntL=V <sub>OH</sub> . This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL asserted
Tx Fault Assert Time	ton_Txfault	200	ms	Time from Tx Fault state to Tx Fault bit set and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set <sup>4</sup> until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask	100	ms	Time from mask bit cleared <sup>4</sup> until associated IntlL operation resumes
ModSelL Assert Time	ton_ModSelL	100	μs	Time from assertion of ModSelL until module responds to data transmission over the 2-wire
ModSelL Deassert Time	toff_ModSelL	100	μs	Time from deassertion of ModSelL until the module does not respond to data transmission over the 2-wire serial bus
Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set <sup>4</sup> until module power consumption enters lower Power Level
Power_over-ride or Power-set Deassert	toff_Pdown	300	ms	Time from P_Down bit cleared <sup>4</sup> until the module is fully functional <sup>3</sup>

13-Aug-19 Rev.01 9 / 11

Optical Interconnection Design Innovator

Gigalight

#### Note:

- 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value.
- 2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted.
- 3. Measured from falling clock edge after stop bit of read transaction.
- 4. Measured from falling clock edge after stop bit of write transaction.

#### **Mechanical Dimensions**




Figure 8. Mechanical Specifications

## **Ordering Information**

Part Number	Product Description
GQM-SPO400-LR4CD	40Gb/s QSFP+ PSM LR4 up to 10km, MPO connector

## References

- 1. QSFP MSA
- 2. Ethernet 40GBASE IEEE802.3ba
- 3. Directive 2011/65/EU of the European Parliament and of the Council, "on the restriction of the use of certain hazardous substances in electrical and electronic equipment," July 1, 2011.

## **Regulatory Compliance**

Feature	Standard
Laser Safety	IEC 60825-1:2014 (Third Edition)

13-Aug-19 Rev.01 10 / 11



	The Williams	Witness Control	
TAZIANSAL	cura	ilion't	com

Optical Interconnection Design Innovator

Environmental protection	2011/65/EU
CE EMC	EN55032: 2015 EN55035 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B; ANSI C63.4-2014
Product Safety	EN/UL/IEC 60950-1, 2nd Edition, 2014-10-14



Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure

### **Important Notice**

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

E-mail: <a href="mailto:sales@gigalight.com">sales@gigalight.com</a>
Official Site: <a href="mailto:www.gigalight.com">www.gigalight.com</a>

## **Revision History**

Revision	Date	Description
V0	8-Dec-2016	Advance Release.
V1	13-Aug-2019	Update module structure appearance

13-Aug-19 Rev.01 11 / 11