Optical Interconnection Design Innovator

# 50G QSFP28 Active Optical Cables (for 2x25GE or 2x32GFC) P/N: GQQ-MDO500-xxxC (xxx: 001 to 100)

#### **Features**

- ♦ Hot-pluggable QSFP28 form-factor connectors
- ♦ 2 channels full-duplex 850nm parallel active optical cable
- ♦ Transmission data rate up to 28Gbps per channel
- ♦ Support 40GE and 56G FDR data rates
- 2 channels 850nm VCSEL array
- 2 channels PIN photo-detector array
- Internal CDR circuits on both receiver and transmitter channels
- Support CDR bypass
- ◆ Low power consumption <1.5W per end</li>
- Length up to 70m using OM3 MMF and 100m using OM4 MMF
- Operating case temperature range 0°C to +70°C
- ♦ 3.3V power supply voltage
- ♦ RoHS-6 compliant (lead free)

# **Applications**

- ♦ IEEE 802.3ba 40GBASE-SR4
- ♦ IEEE 802.3by 25GBASE-SR
- ♦ 32G Fibre Channel
- ♦ InfiniBand FDR/EDR

## **Description**

The Gigalight 50G QSFP28 Active Optical Cables (AOCs) are direct-attach fiber assemblies with QSFP28 connectors compliant with the QSFP MSA, 40G Ethernet 40GBASE-SR4, 25G Ethernet 25GBASE-SR, 32G Fibre Channel, and InfiniBand FDR/EDR. They are suitable for short distances and offer a cost-effective solution to connect within racks and across adjacent racks.

The 50G QSFP28 AOC is an assembly of 2 full-duplex lanes and each lane is capable of transmitting data at rates up to 28Gb/s, providing an aggregated rate of 56Gb/s. The length is up to 70 meters using OM3 MMF and 100 meters using OM4 MMF.





Optical Interconnection Design Innovator





Figure 1. Module Block Diagram



The 50G QSFP28 AOC is a kind of parallel transceiver optics assembly. VCSEL and PIN array package is the key technique, through I<sup>2</sup>C system can contact with module.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	°C
Case Operating Temperature	Тор	0	70	°C
Humidity(non-condensing)	Rh	5	95	%



Optical Interconnection Design Innovator

**Recommended Operating Conditions** 

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Tca	0		70	°C
Data Rate Per Lane	fd		25.78125	28.05	Gbps
Humidity	Rh	5		85	%
Power Dissipation QSFP28 end			1.3	1.6	W
Fiber Bend Radius	Rb	3			cm

**Electrical Specifications** 

Licetrical opecinications						
Parameter	Symbol	Min	Typical	Max	Unit	
Differential input impedance	Zin	90	100	110	ohm	
Differential Output impedance	Zout	90	100	110	ohm	
Differential input voltage amplitude	ΔVin	300		1100	mVp-p	
Differential output voltage amplitude	ΔVout	500		800	mVp-p	
Skew	Sw			300	ps	
Input Logic Level High	VIH	2.0		VCC	V	
Input Logic Level Low	VIL	0		0.8	V	
Output Logic Level High	VOH	VCC-0.5		VCC	V	
Output Logic Level Low	VOL	0		0.4	V	

#### Note:

- 1. Differential input voltage amplitude is measured between TxnP and TxnN.
- 2. Differential output voltage amplitude is measured between RxnP and RxnN.

## **Optical Characteristics**

**Table 3 - Optical Characteristics** 

Parameter	Symbol	Min	Typical	Max	Unit	Notes
	Transmitter					
Centre Wavelength	λс	840	850	860	nm	-
RMS spectral width	Δλ	-	-	0.6	nm	-
Average launch power, each lane	Pout	-8.4	-	2.4	dBm	-
Optical Modulation Amplitude (OMA),each lane	OMA	-6.4		3	dBm	-
Transmitter and dispersion eye closure(TDEC),each lane	TDEC			4.3	dB	
Extinction Ratio	ER	3	-	-	dB	-



www.gigalight.com				Optical Intercon	nection D	esign Innovator
Average launch power of OFF transmitter, each lane				-30	dB	-
Eye Mask coordinates: X1, X2, X3, Y1, Y2, Y3			SPECIFICATION VALUES {0.3,0.38,0.45,0.35,0.41.0.5}			Hit Ratio = 5x10-5
		Receive	r			
Centre Wavelength	λς	840	850	860	nm	-
Stressed receiver sensitivity in OMA				-5.2	dBm	1
Maximum Average power at receiver, each lane				2.4	dBm	-
Minimum Average power at receiver, each lane				-10.3	dBm	
Receiver Reflectance				-12	dB	-
LOS Assert		-30			dBm	-
LOS De-Assert – OMA				-7.5	dBm	-
LOS Hysteresis		0.5			dB	-

## Note:

1. Measured with conformance test signal at TP3 for BER = 5e-5

**Pin Descriptions** 

	riii Descriptions							
Pin	Logic	Symbol	Name/Description	Ref.				
1		GND	Module Ground	1				
2	CML-I	Tx2-	Transmitter inverted data input					
3	CML-I	Tx2+	Transmitter non-inverted data input					
4		GND	Module Ground	1				
5	CML-I	Tx4-	Transmitter inverted data input					
6	CML-I	Tx4+	Transmitter non-inverted data input					
7		GND	Module Ground	1				
8	LVTTL-I	MODSEIL	Module Select	2				
9	LVTTL-I	ResetL	Module Reset	2				
10		VCCRx	+3.3v Receiver Power Supply					
11	LVCMOS-I	SCL	2-wire Serial interface clock	2				
12	LVCMOS-I/O	SDA	2-wire Serial interface data	2				
13		GND	Module Ground	1				
14	CML-O	RX3+	Receiver non-inverted data output					
15	CML-O	RX3-	Receiver inverted data output					
16		GND	Module Ground	1				
17	CML-O	RX1+	Receiver non-inverted data output					
18	CML-O	RX1-	Receiver inverted data output					
19		GND	Module Ground	1				
20		GND	Module Ground	1				
21	CML-O	RX2-	Receiver inverted data output					
22	CML-O	RX2+	Receiver non-inverted data output					

W	www.gigalight.com Optical Interconnection Design Innovate				
23		GND	Module Ground	1	
24	CML-O	RX4-	Receiver inverted data output		
25	CML-O	RX4+	Receiver non-inverted data output		
26		GND	Module Ground	1	
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND		
28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board	2	
29		VCCTx	+3.3v Transmitter Power Supply		
30		VCC1	+3.3v Power Supply		
31	LVTTL-I	LPMode	Low Power Mode	2	
32		GND	Module Ground	1	
33	CML-I	Tx3+	Transmitter non-inverted data input		
34	CML-I	Tx3-	Transmitter inverted data input		
35		GND	Module Ground	1	
36	CML-I	Tx1+	Transmitter non-inverted data input		
37	CML-I	Tx1-	Transmitter inverted data input		
38		GND	Module Ground	1	

#### Notes:

- 1. Module circuit ground is isolated from module chassis ground within the module.
- 2. Open collector; should be pulled up with 4.7k 10k ohms on host board to a voltage between 3.15Vand 3.6V.




Figure 2. Electrical Pin-out Details

#### ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

#### ResetL Pin

Reset. LPMode\_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t\_Reset\_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t\_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t\_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data\_Not\_Ready bit negated. Note that on power up (including hot insertion) the module will post this



Optical Interconnection Design Innovator

completion of reset interrupt without requiring a reset.

#### LPMode Pin

Gigalight QSFP28 SR4 operate in the low power mode (less than 1.5 W power consumption) This pin active high will decrease power consumption to less than 1W.

#### ModPrsL Pin

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

#### IntL Pin

IntL is an output pin. When "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

## **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

### DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all Gigalight QSFP28 AOC. A 2-wire serial interface provides user to contact with module.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.

Page 6 of 12 Feb/ 2016
Preliminary V1.0



Optical Interconnection Design Innovator www.gigalight.com 2-wire serial address, 1010000x (A0h)" (3 Bytes) ID and status (19 Bytes) Interrupt Flags (12 Bytes) Module Monitors (48 Bytes) Channel Monitors (4 Bytes) Reserved (12 Bytes) Control (2 Bytes) Reserved (7 Bytes) Module and Channel Mask (12 Bytes) Reserved Password Change Entry (4 Bytes) Area (Optional) Password Entry Area (Optional) (4 Bytes) (1 Bytes) Page Select Byte Page 00 Page 02 (Optional) Page 03 (128 Bytes) 128 (64 Bytes) 12 (48 Bytes) Base ID Fields User EEPROM Data Module Threshold 191 175 (32 Bytes) (48 Bytes) Channel Threshold Extended ID 223 (32 Bytes) (2 Bytes) Vendor Specific ID Reserved Vendor Specific Channel Controls (16 Bytes)

Figure 5. QSFP Memory Map

Page 7 of 12 Feb/ 2016
Preliminary V1.0

(12 Bytes)

(2 Bytes)

Channel Monitor Masks

Reserved

123-126

127

Reserved (4 Bytes)

Page Select Byte

# 深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

Read/Write

Read/Write

www.gigaligh	t.com	Optical Interconnection Design Innovator
Byte Address	Description	Туре
0	Identifier (1 Byte)	Read Only
1-2	Status (2 Bytes)	Read Only
3-21	Interrupt Flags (31 Bytes)	Read Only
22-33	Module Monitors (12 Bytes)	Read Only
34-81	Channel Monitors (48 Bytes)	Read Only
82-85	Reserved (4 Bytes)	Read Only
86-97	Control (12 Bytes)	Read/Write
98-99	Reserved (2 Bytes)	Read/Write
100-106	Module and Channel Masks (7 Bytes)	Read/Write
107-118	Reserved (12 Bytes)	Read/Write
119-122	Reserved (4 Bytes)	Read/Write

Figure 6. Low Memory Map

Byte Address	Description	Туре
128-175	Module Thresholds (48 Bytes)	Read Only
176-223 Reserved (48 Bytes)		Read Only
224-225	Reserved (2 Bytes)	Read Only
226-239	Reserved (14 Bytes)	Read/Write
240-241 Channel Controls (2 Bytes)		Read/Write
242-253	Reserved (12 Bytes)	Read/Write
254-255	Reserved (2 Bytes)	Read/Write

Figure 7. Page 03 Memory Map



www.gigalight.com

Optical Interconnection Design Innovator

Address	Name	Description
128	Identifier (1 Byte)	Identifier Type of serial transceiver
129	Ext. Identifier (1 Byte)	Extended identifier of serial transceiver
130	Connector (1 Byte)	Code for connector type
131-138	Transceiver (8 Bytes)	Code for electronic compatibility or optical compatibility
139	Encoding (1 Byte)	Code for serial encoding algorithm
140	BR, nominal (1 Byte)	Nominal bit rate, units of 100 Mbits/s
141	Extended RateSelect Compliance (1 Byte)	Tags for Extended RateSelect compliance
142	Length SMF (1 Byte)	Link length supported for SM fiber in km
143	Length E-50 μm (1 Byte)	Link length supported for EBW 50/125 µm fiber, units of 2 m
144	Length 50 μm (1 Byte)	Link length supported for 50/125 µm fiber, units of 1 m
145	Length 62.5 μm (1 Byte)	Link length supported for 62.5/125µm fiber, units of 1 m
146	Length copper (1 Byte)	Link length supported for copper, units of 1 m
147	Device Tech (1 Byte)	Device technology
148-163	Vendor name (16 Bytes)	QSFP vendor name (ASCII)
164	Extended Transceiver (1 Byte)	Extended Transceiver Codes for InfiniBand <sup>†</sup>
165-167	Vendor OUI (3 Bytes)	QSFP vendor IEEE vendor company ID
168-183	Vendor PN (16 Bytes)	Part number provided by QSFP vendor (ASCII)
184-185	Vendor rev (2 Bytes)	Revision level for part number provided by vendor (ASCII)
186-187	Wavelength (2 Bytes)	Nominal laser wavelength (Wavelength = value / 20 in nm)
188-189	Wavelength Tolerance (2 Bytes)	Guaranteed range of laser wavelength (+/- value) from Nominal wavelength (Wavelength Tof. = value / 200 in nm)
190	Max Case Temp (1 Byte)	Maximum Case Temperature in Degrees C
191	CC_BASE (1 Byte)	Check code for Base ID fields (addresses 128-190)
192-195	Options (4 Bytes)	Rate Select, TX Disable, TX Fault, LOS
196-211	Vendor SN (16 Bytes)	Serial number provided by vendor (ASCII)
212-219	Date code (8 Bytes)	Vendor's manufacturing date code
220	Diagnostic Monitoring Type (1 Byte)	Indicates which type of diagnostic monitoring is implemented
221	Enhanced Options (1 Byte)	Indicates which optional enhanced features are implemented
222	Reserved (1 Byte)	Reserved
223	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)
224-255	Vendor Specific (32 Bytes)	Vendor Specific EEPROM

Figure 8. Page 00 Memory Map

Page02 is User EEPROM and its format decided by user.



Optical Interconnection Design Innovator

The detail description of low memory and page00.page03 upper memory please see SFF-8436 document.

# **Timing for Soft Control and Status Functions**

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on <sup>1</sup> , hot plug or rising edge of Reset until the module is fully functional <sup>2</sup>
Reset Init Assert Time	t_reset_init	2	μs	A Reset is generated by a low level longer than the minimum reset pulse time present on the ResetL pin.
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on <sup>1</sup> until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on <sup>1</sup> to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional <sup>2</sup>
LPMode Assert Time	ton_LPMode	100	μs	Time from assertion of LPMode (Vin:LPMode = Vih) until module power consumption enters lower Power Level
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until Vout:IntL = Vol
IntL Deassert Time	toff_IntL	500	μs	Time from clear on read <sup>3</sup> operation of associated flag until Vout:IntL = Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL asserted
Tx Fault Assert Time	ton_Txfault	200	ms	Time from Tx Fault state to Tx Fault bit set and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set <sup>4</sup> until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask	100	ms	Time from mask bit cleared <sup>4</sup> until associated IntlL operation resumes
ModSelL Assert Time	ton_ModSelL	100	μs	Time from assertion of ModSelL until module responds to data transmission over the 2-wire serial bus
ModSelL Deassert Time	toff_ModSelL	100	μs	Time from deassertion of ModSelL until the module does not respond to data transmission over the 2-wire serial bus
Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set <sup>4</sup> until module power consumption enters lower Power Level
Power_over-ride or Power-set Deassert Time	toff_Pdown	300	ms	Time from P_Down bit cleared <sup>4</sup> until the module is fully functional3

## Note:

1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value.



Optical Interconnection Design Innovator

- 2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted.
- 3. Measured from falling clock edge after stop bit of read transaction.
- 4. Measured from falling clock edge after stop bit of write transaction.

## Figure 9. Timing Specifications

## **Mechanical Dimensions**




Figure 10. Mechanical Specifications

## **Ordering information**

Ordering information				
	Part Number	Product Description		
	GQQ-MDO500-xxxC	50G QSFP28 AOC, 56Gb/s, length up to 70m (OM3) and 100m (OM4) xxx: 001 to 100, 1 to 100 length in meters		

#### References

- 1. SFF-8436 QSFP+
- 2. Ethernet 100GBASE-SR4

## **Important Notice**

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

E-mail: sales@gigalight.com

Web: https://www.gigalight.com/



www.gigalight.com

Optical Interconnection Design Innovator

**Regulatory Compliance** 

Feature	Standard
Laser Safety	IEC 60825-1:2014 (Third Edition)
Environmental protection	2011/65/EU
CE EMC	EN55032: 2015 EN55024: 2010+A1: 2015 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B; ANSI C63.4-2014
Product Safety	EN/UL 60950-1, 2nd Edition, 2014-10-14



Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure